AMENDMENT AND RESPONSE UNDER 37 CFR § 1.111

Serial Number: 09/800703

Filing Date: March 7, 2001

Title: CHIP PACKAGE WITH DEGASSING HOLES

Assignee: Intel Corporation

Page 2 Dkt: 884.159US2 (INTEL)

IN THE CLAIMS

Please amend the claims as follows:

1-29. (Cancelled)

30. (Previously Presented) An integrated circuit package comprising:

a first conductive layer having a first grid of holes disposed relative to a first coordinate

system;

a second conductive layer parallel to the first conductive layer, the second conductive

layer having a second grid of holes offset from the first grid of holes and disposed relative to the

first coordinate system;

a dielectric layer between the first and second conductive layers; and

at least one conductive signal trace disposed within the dielectric layer, the at least one

conductive signal trace disposed parallel to an axis of a second coordinate system that is rotated

with respect to the first coordinate system by an angle of between zero and forty-five degrees.

31-34. (Cancelled)

35. (Previously Presented) The integrated circuit package of claim 34 wherein the at least

one conductive signal trace includes at least one segment rotated substantially 22.5 degrees

relative to the first coordinate system.

36. (Cancelled)

37. (Previously Presented) The integrated circuit package of claim 30 wherein the first grid

of holes includes holes spaced with non-equal pitch in an x direction and in a y direction relative

to the first coordinate system.

38-54. (Cancelled)